Abstract-This paper presents an evaluation of mismatch impact on the analog characteristics of fully-depleted gradedchannel (GC) SOI MOSFET. This study is carried out by means of electrical measurements and two-dimensional numerical simulations, comparing GC to uniformly doped transistors. Important basic parameters such as threshold voltage and subthreshold slope were analyzed as well as analog parameters, namely transconductance, output conductance, Early voltage and intrinsic voltage gain.
I. INTRODUCTION
Graded-Channel SOI MOSFET (GC) presents asymmetric doping concentration along the channel, which is divided in two regions [1] . The first is highly doped (HD), responsible for fixing the threshold voltage (VTH) of the device and located near the source region. The second region is lightly doped (LD) and usually is kept with the natural wafer doping concentration. Due to the reduced threshold voltage of the LD region, it acts as an extension of the drain region and GC SOI MOSFET effective channel length is calculated as Leff=L-LLD, where L is the channel mask length and LLD is the lightly doped channel region length, when the device is operating in saturation. A schematic figure of a GC SOI nMOSFET is presented in Fig. 1 .
Several papers report advantages of GC SOI devices in comparison to uniformly doped ones, such as at device level, an increase of drain current (IDS), transconductance (gm), Early voltage (VEA) and decrease of drain output conductance (g D ) [2, 3] . The potential of the graded-channel structures for application in microwaves [4] and high frequencies [5, 6] have also been verified. The mismatch is an imperfection of MOS transistors directly related to high-performance analog circuits and characterizes the small differences of electrical characteristics of devices placed on the same chip and designed to be identical. Despite the quantity of papers presenting the advantages of GC transistors for analog applications, results on their matching properties have not been widely explored so far [7, 8] . Aiming to improve the knowledge about this important parameter and help analog designers, in this work, experimental and simulated evaluation of the mismatch of GC SOI MOSFETs are presented, focusing on analog parameters, namely transconductance in saturation, output conductance, intrinsic voltage gain and Early voltage.
II. TEST STRUCTURE AND DEVICES CHARACTERISTICS
The measured devices were fabricated in an academic 2µm FD SOI technology at Université catholique de Louvain, Belgium [9] . This technology features buried oxide thickness (toxb) of 390 nm, gate oxide thickness (toxf) of 30 nm and silicon layer thickness (tSi) of 80 nm. The doping concentration at the highly doped region is (NAH) of 6×10 16 cm -3 , whereas the lightly doped region is kept with natural wafer doping concentration (NAL=10 15 cm -3 ). Dedicated structures have been designed for mismatch measurements. For each transistor size, the designed structure is composed by 20 identically-designed devices, with same distance between devices and pads. Drain, source and gate pads were placed in the same sequence for all devices, and each transistor was placed at the same relative position to the pads. Dummy pads were used in order to maintain structure symmetry, as can be seen in Fig. 2 , which shows a photograph of part of one of the fabricated structures. Three arrays were fabricated with 20 µm wide and 2 µm long devices with independent drain, source and gate pads. Each array features a different LLD/L mask ratio: LLD/L = 0 (which corresponds to the uniformly doped devices), 0.25 and 0.375.
The devices were measured on-chip, using a Cascade-Microtech probe station REL 3600 and the I-V curves were obtained with a Keithley 4200 SCS. All measurements were performed at room temperature.
III. EXPERIMENTAL RESULTS AND DISCUSSION
Experimental drain current (IDS) curves were obtained as a function of gate (VGF) and drain (VDS) voltages for each transistor of the designed arrays. All measurements were performed with back-gate bias of 0V. Due to the fabrication process, there might be some imprecision in the definition of the boundary between highly and lightly doped regions, causing some variation on LLD/L ratio. In order to evaluate this variation, the effective LLD/L ratio has been experimentally obtained for the 20 devices of each LLD/L ratio, according to the method described in [1] :
The resulting mean effective LLD/L and standard deviation are presented in Table I . As observed in this table, the standard deviation in the extracted LLD/L slightly increases as this ratio is raised. In order to increase accuracy in threshold voltage and subthreshold slope extraction, IDS versus VGF curves measured at V DS =25 mV were obtained with 1 mV-step. The mean drain current curves as a function of gate voltage are presented in Fig. 3 both in linear and logarithmic scales. A wellknown characteristic of GC devices is the increase of current level as LLD/L ratio increases (Leff reduction) and it can be seen in the presented curves. Also, no important degradation of subthreshold slope is observed, as confirmed by the extracted values presented in Table I , which are close to the physical limit (63 mV/dec for this technology at room temperature). For GC devices with shorter effective channel length (L LD /L = 0.393, resulting in L eff = 1.214 m), no significant short-channel effect occurs, and subthreshold slope degradation remains limited. From each measured IDS vs VGF curves at low drain bias, and using the double derivative method [10] , the threshold voltage (VTH) has been extracted. The resulting mean threshold voltage (VTH, mean) and standard deviation (VTH) are presented for the three different arrays of devices in Table II . From the presented results, one can note that the use of GC architecture does not significantly affect the threshold voltage in comparison to the uniformly highly doped transistors. However, the relative standard deviation of the threshold voltage (VTH/VTH, mean) is slightly worsened in GC transistors. This can be related to the channel length reduction as the LLD/L is increased and the larger standard deviation of experimental LLD/L ratio.
The relative drain current mismatch can be expressed as a function of the mismatch in the threshold voltage and current factor [11, 12] , as shown in equation 2 for the linear stronginversion regime, where eff is the effective carrier mobility and Cox is the front gate oxide capacitance per unit area that influences β as can be seen in equation 3. The threshold voltage variation is highly affected by the variation of the doping concentration, tox, tSi and the temperature (due to Vthf and µ0 dependence on temperature) [13] . Fig. 4 presents the drain current relative deviation (IDS/IDS,mean) as a function of the gate voltage overdrive (VGT=VGF-VTH), in order to dismiss the different threshold voltage values between measured arrays. As expected, the deviation is higher when the device is in weak inversion, since the threshold voltage impact on the drain current is more significant at low current levels (lower values of VGT) [14] . For higher values of gate voltage, due to larger current level, the threshold mismatch becomes less important, causing the deviation to be smaller. At large values of VGT the predominant component of mismatch is the current factor (β). The presented curves show that GC devices have worst current matching, even in strong inversion, showing that there is another source besides usual β that contributes to the mismatch in the asymmetric channel device. According to [7] it must be related to the lack of precision in defining the boundary between the two regions with different doping concentrations, as confirmed by the larger deviation as LLD/L ratio increases.
For all devices, the relative deviation reduces as devices bias move to strong inversion. For example, at VDS=25mV and VGT=2.5V, the GC SOI transistors with (LLD/L)eff=0.393 present IDS/IDS,mean= 1.3% and it slightly decreases when biased in saturation (VDS=1.5V). Table III presents the transconductance mean values (gm,mean) and respective standard deviation (gm) and relative deviation (gm/ gm,mean) for all devices biased at VGT = 200 mV and VDS = 1.5 V. These results show that the relative deviation is only slightly higher in GC device, even though standard deviation is worsened in GC devices with same gate length, due to variations in the current factor β. This occurs because the mean values are increased by the reduction of effective channel length. Fig . 6 shows the mean drain current curves as a function of the drain voltage measured at VGT=200 mV. These curves show that as the LLD/L ratio increases so does the current level, as reported in the literature. Also, a reduction of impact ionization effect is seen in GC devices in comparison to uniformly doped devices. The drain current relative deviation as a function of VDS is presented in Fig. 7 for VGT=200mV and 800mV. One can observe that the mismatch in saturation is practically constant for all LLD/L ratio. As seen in Fig. 3 the LLD/L ratio increase worsens the matching. Also, the increase of V GT reduces the current mismatch as discussed previously. The mean output conductance and its standard deviation extracted at VGT=200 mV and VDS = 1.5 V are presented in Table IV. The relative standard deviation of gD is slightly worst when using GC devices, contrarily to the results obtained for gm. Despite the standard deviation being smaller in GC devices, gD mean value is much smaller in GC transistors, worsening the relative deviation.
The Early voltage mean curves (VEA=IDS/gD) is presented in Fig. 8 . As shown by these results, VEA is significantly higher in graded-channel transistors when compared to the conventional uniformly doped one. At VDS=1.5V, the conventional transistor presents VEA,mean of 13V, whereas it can reach more than 150V in the GC transistor with LLD/L=0.393. The larger value of VEA provided by GC devices make the relative deviation become smaller, even though the current and output conductance deviations being worse in GC devices. The calculated values of relative deviation have not reached 3% in the whole range of applied VDS, as presented in Fig. 9 .
Finally, the intrinsic voltage gain (AV=gm/gD) has been obtained at V GT =200 mV and V DS =1.5 V for each device in order to evaluate the mismatch. The mean value and the standard deviation are presented in Table V . One can notice that as the L LD /L ratio increases so does the mean gain value, but there is a worsening of matching. Although the relative standard deviation increases, its maximum value does not surpass the values obtained in the relative standard deviation of the output conductance. This indicates the larger source of mismatch in GC SOI with longer LLD is associated with the mismatch in gD. 31.910 -9 11.60 0.375 0.393 0.2210 -6 27.510 
IV. NUMERICAL SIMULATION RESULTS AND DISCUSSION
As reported in [7] , the highly doped channel length and its doping concentration are the most common variations during the production of a GC transistor. With the aim of analyzing the impact of these variation over the analog performance of graded-channel transistors, two-dimensional numerical simulations were performed through Sentaurus Devices software from Synopsys [15] , imposing variations of the highly doped channel length and concentration.
Transistors with L=2µm, W=1µm, NAH=5x10 16 cm -3 , NAL=1x10 15 cm -3 , and LLD/L ratios of 0.2, 0.3, 0.4 and 0.5 were taken as reference. Starting from these characteristics, two groups of simulations were performed: 1) The first group of simulated devices kept NAH constant and a variation of ±30nm [7] in LHD was imposed for each LLD/L ratio. These variations are not larger than 3%, as can be seen on Table VI . 2) The second group kept the LLD/L ratio fixed and a variation in the NAH of ±10% was simulated for each considered device.
From simulated IDS versus VGF curves biased at VDS=50 mV, the subthreshold slope values were extracted and are presented in Table VII . The relative standard deviation is also presented. As in the experimental results, the increase of LLD/L only slightly degrades the subthreshold slope. For each device the mean value of S has not been affected either by length or doping concentration variations. On the contrary, the relative deviation observed for ∆N AH are higher compared to ∆LHD. This indicates that subthreshold voltage variation among identically designed devices mainly originates from variations of doping concentration. The same trends were obtained for the threshold voltage, extracted from I DS versus V GF with V DS =50 mV and presented in Table VIII . The presented mean values are the same for each variation type, whereas the relative deviation from ∆NAH is again higher compared to ∆LHD. Also, resulting VTH variation is higher than the imposed variation, which is 10% in NAH. On the other hand, effective channel length variation has led to negligible relative standard deviation. Fig . 10 presents the drain current relative deviation as a function of the gate voltage overdrive when LHD (top) and NAH (bottom) were varied, with VDS=50mV. As can be noticed as the gate voltage increases the deviation becomes less important for all devices, as expected for MOSFETs operating in strong inversion. At VGT=3V the standard deviation is smaller than 0.4% when varying LHD and 2% when varying NAH, both variations are lower than the imposed variation and one can notice that the variation of NAH is more important to the mismatch effects. As devices move to weak inversion, deviation increases. When LHD variation is imposed, the standard deviation of drain current becomes dependent on LLD/L, reaching up to 10% at VGT=0 with LLD/L=0.5. It is worth noticing that the imposed variation in the effective length of this device is 3%, which is much smaller than the resulting current variation. Contrarily, when the doping concentration is varied, no dependence with L LD /L is observed, although the relative deviation has an important degradation, reaching about 140% at VGT=0 for all LLD/L imposing a variation of 10%. It is in accordance with the results shown in Table VII and VIII, that shows that the deviation increases as we increase LLD/L and the deviation is higher when applied ∆NAH compared to ∆LHD. Similar results were obtained when the drain bias is increased. Fig. 11 presents the transconductance relative deviation as a function of the gate voltage overdrive for devices biased at VDS=1.5V when LHD (top) or NAH (bottom) were varied, one can notice as the VGT increases the standard deviation decreases and tends to be constant and lower than 1% for both variations imposed. Once again, it can be noticed that at lower values of VGT the mismatch is higher when imposing the [%] [%] variation on NAH. Table IX presents the transconductance mean values and relative deviation for VGT=200mV and VDS=1.5V. Once can see that gm deviation when applied ∆LHD tends to increase as the LLD/L ratio increases but its values are basically the same as the imposed variation (for example the imposed variation for LLD/L=0.3 is 2.143% and the deviation obtained is 2.26%). The deviation when applied ∆NAH tends to decrease as the LLD/L increases, and its values are lower than the imposed variation of 10%. Fig. 12 presents the relative deviation of the drain current as a function of VDS, for devices biased at VGT=200mV. The presented results show that the deviation still stays practically constant when in saturation both for doping concentration and channel length variation. However, the variation of L HD has shown to cause larger deviation compared to ∆NAH, even though the deviation obtained is about the imposed variation.
The drain current deviation obtained is way lower than the imposed variation on NAH, this indicates that the second term of equation 2 (related to β) is dominant in this bias condition.
From each drain current curve as a function of drain bias, the output conductance (g D ) has been extracted. Table X presents the mean output conductance and its standard deviation at VGT=200mV and VDS=1.5V. From these results, one notice that the mean values are about equal for both imposed variations. The gD deviation when applying ∆LHD tend to decrease as the LLD/L ratio increases and the deviation is higher than the imposed variation. While the deviation when applying ∆NAH tends to increase as the LLD/L ratio increases and the deviations are lower than the imposed variation. One can notice that for lower values of LLD/L the mismatch suffers larger influence of ∆LHD. [%] [%] [%] [%]
Fig . 12 Relative standard deviation of drain current as a function of the drain voltage measured at VGT=200mV for imposed ΔLHDeff (top) and ΔNAHDeff (bottom). Fig. 13 presents the mean Early voltage. In this figure one can notice that for both LHD and NAH variations, the mean values are basically the same and the mean values increases as the LLD/L increases. Table XI presents the Early voltage mean values and relative deviations for VGT=200mV and VDS=1.5V. While the relative deviation caused by ∆LHD tends to decrease as the LLD/L ratio increases, the opposite is seen when the doping concentration is varied, where the deviation rises with LLD/L ratio increase. However, it does not surpass the imposed 10% variation. One can notice that for lower values of LLD/L, just as the gD deviations, the mismatch is more dependent on ∆L HD , and as the L LD /L increases the mismatch in the case of ∆NAH. 
V. CONCLUSIONS
This paper has shown an experimental evaluation of the mismatch on the analog parameters of GC SOI transistors. Results show that the relative mismatch are higher for GC than for conventional transistors. The standard deviation of drain current on GC devices is also slightly higher. The measured mismatch on the output conductance is larger compared to the transconductance mismatch while the device is operating in saturation region, which is of interest for analog applications. This larger deviation of the output conductance is directly transferred to the voltage gain leading to similar mismatch in the latter. From the numerical simulations it was possible to isolate two sources of mismatch: definition of highly doped region length and its doping concentration. The obtained results allow to notice that the mean values are almost the same independent of the parameter in which the variation is imposed. These two variations affect analog parameters in different ways. For instance, ∆LHD has higher influence over the transconductance while ∆NAH has higher influence over subthreshold slope and threshold voltage. The deviation for gm in saturation increases as the LLD/L increases with ∆LHD and decreases with ∆NA. However, if a device suffers both variations (∆LHD and ∆NAH) the contrary tendencies will make the deviation decreases. These opposite tendencies can be seen also in gD, VEA and AV. 
